The impact of the stress in room temperature inductively coupled plasma chemical vapour deposited (ICP-CVD) SiN x surface passivation layers on off-state drain (I DS-off ) and gate leakage currents (I GS ) in AlGaN/GaN high electron mobility transistors (HEMTs) is reported. I DS-off and I GS in 2 μm gate length devices were reduced by up to four orders of magnitude to ∼10 pA/mm using a compressively stressed bilayer SiN x passivation scheme. In addition, I on /I off of ∼10 11 and subthreshold slope of 68 mV/dec were obtained using this strain engineered surface passivation approach.
Introduction: AlGaN/GaN HEMTs are a promising candidate for power and RF electronics due to the high breakdown voltage, high electron saturation velocity and good thermal stability of the GaN-based material system [1, 2] . Off-state drain to source (I DS-off ) and gate leakage (I GS ) currents must be minimised in these devices to improve the efficiency of their power switching. To reduce leakage currents, Al 2 O 3 passivation deposited by atomic layer deposition, wet chemical or plasma surface treatment before passivation and annealing after gate metal deposition have been reported [3] [4] [5] [6] . SiN x has been widely used for surface passivation between the transistor gate and drain and shown to be effective in reducing current collapse and DC-to-RF dispersion arising from the large density of surface states and trapped surface charge [7] . Optimisation of the properties of the SiN x passivation film has been reported, including the impact of stress in the SiN x film on the properties of an AlGaN/GaN HEMT by Gregušová et al. [8] . Fehlberg et al. [9] used Hall Bars to investigate the impact of stress in SiN x deposited films on the electrical transport properties of AlGaN/GaN heterostructures. To date, all reports on the impact of stressed SiN x films have been restricted to passivation layers deposited by plasma enhanced chemical vapour deposition (PE-CVD) techniques with a maximum compressive stress of 150 MPa. Moreover, the use of SiN x by PE-CVD as a surface passivant can result in increased I DS-off and I GS [10] . To mitigate these effects, in this Letter, we compare the impact of both tensile and compressive stress in the range of −1622 to + 440 MPa in room temperature deposited ICP-CVD SiN x surface passivation films on AlGaN/ GaN HEMTs. A significant reduction in I DS-off and I GS was observed for the optimally stressed films.
Fabrication process: The AlGaN/GaN heterostructure epi-layers of this study were grown on a silicon substrate by metal organic chemical vapour deposition. From the substrate, the layer structure comprised a 0.25 μm AlN nucleation layer; a 10 18 cm −3 carbon doped buffer layer comprising a graded 1.8 μm AlGaN layer, followed by a 0.8 μm GaN layer; a 0.25 μm undoped GaN channel; a 1 nm mobility enhancing AlN interlayer; a 27 nm Al 0.27 Ga 0.73 N barrier and a 2 nm GaN cap layer. Transistors were fabricated by first performing an electron beam evaporation of 30/180/40/100 nm Ti/Al/Ni/Au source and drain ohmic contacts which were annealed at 770°C for 30 s in N 2 , followed by a 600 nm mesa isolation etch in a SiCl 4 -based plasma chemistry. Then, 2 μm length, 20/200 nm thick Ni/Au Schottky gate contacts were defined by photolithography between the source and drain contacts. At this point, the 'unpassivated' transistor characteristics were measured on all samples.
The stress of an ICP-CVD SiN x passivation film can be adjusted by changing the ICP and RF platen powers [11] . Initially, without any surface pre-treatments, single layers of SiN x of various stresses were deposited on device samples described above as shown schematically in Fig. 1a . The stress in the films of Table 1 was determined when deposited on silicon substrates. With the exception of films (I and V) in Table 1 , referred to elsewhere as 'conventional SiN x ', all the other films (II to IV of Table 1 ) cracked or delaminated; an example is shown in Fig. 2a . It was discovered that this situation could be overcome by first depositing 70 nm SiN x films using process (I) in Table 1 followed by the higher stress films [(II) to (V) of Fig.  4a. Figs. 5a and b, respectively, show the I DS -V DS three terminal offstate leakage current and I GS -V DS lateral isolated leakage current (I buffer ) characteristics for the various passivation schemes. These clearly show the bilayer passivation (I) + (IV) is optimal in reducing these contributors to device leakage current. Conclusion: In this Letter, the impact of stress in ICP-CVD SiN x surface passivation layers deposited at room temperature on I DS-off and I GS in AlGaN/GaN HEMTs is assessed. The use of a bilayer SiN x passivation scheme comprising 70 nm 280 MPa compressively strained film followed by a 150 nm 1.6 GPa compressively strained layer resulted in I DS-off and I GS reduction by up to four orders of magnitude when compared to unpassivated devices and up to seven orders of magnitude in comparison with devices with a single 70 nm 280 MPa compressively strained passivation layer. I DS-off and I GS of ∼10 pA/mm, I on /I off of ∼10 11 and subthreshold slope of 68 mV/dec are obtained using the optimal process.
